Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing

نویسندگان

  • Paul S. Graham
  • Brent E. Nelson
چکیده

For high-performance, embedded digital signal processing, digital signal processors (DSPs) are very important. Further, they have many features which make their integration with on-chip reconfigurable logic (RL) resources feasible and beneficial. In this paper, we discuss how this integration might be done and the potential area costs and performance benefits of incorporating RL onto a DSP chip. For our proposed architecture, a reconfigurable coprocessor can provide speed-ups ranging from 2-32x with an area cost of about a second DSP core for a set of signal processing applications and kernels.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications

This paper presents a method to predict perform processor cores in a reconfigurable system for embedded applications. A multiprocessor framework is developed with the capability of reconfigurable processors in a shared memory system optimized for stream signal processing applications. The framework features a discrete time Markov based stochastic tool, which is used to analyze memory contention...

متن کامل

Implementation of FPGA Signal Processing In Software Defined Radios

FPGA based signal processors are employed in a diverse range of signal processing applications for reasons of performance, economics, flexibility and power consumption. Software defined radios (SDR) are highly configurable hardware platforms that provide the technology for realizing the rapidly expanding futuregeneration digital wire less communication infrastructure. Many sophisticated signal ...

متن کامل

Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder

ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...

متن کامل

PipeRench: A Reconfigurable Architecture and Compiler

H ighly specialized embedded computer systems abound, and workloads for computing devices are rapidly changing. General– purpose processors are struggling to efficiently meet these applications’ disparate needs, and custom hardware is rarely feasible. The time is ripe for reconfigurable computing, which combines the flexibility of general-purpose processors with the efficiency of custom hardwar...

متن کامل

Design of Reconfigurable Hardware Architectures for Real-time Applications

This thesis discusses modeling and implementation of reconfigurable hardware architectures for real-time applications. The target application in this work is digital holographic imaging, where visible images are to be reconstructed based on holographic recordings. The reconstruction process is computationally demanding and requires hardware acceleration to achieve real-time performance. Thus, t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999